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Abstract: This paper presents a low quiescent current, fast settling time, and adaptively biased capacitor less lowdropout (LDO) regulator. The topology involves a segmented pass transistor with bulk modulation and adaptively
biased current control stages to improve the transient performance. The bulk modulation of the pass transistor assists
in fast settling of the output voltage. The frequency compensation makes the LDO voltage regulator stable adaptively
over load current transitions. In addition, the biasing stage is designed such that it adapts to the load transitions
while consuming the quiescent current abstemiously. This arrangement further improves settling time to be within 1 µs
while restricting undershoot/overshoot to 171 mV/82 mV for a load current transition between 0 and 100 mA with load
capacitor of 40 pF. The LDO regulator is designed using 0.18 µ m UMC CMOS process by consuming 1.5 µ A quiescent
current at no loads.
Key words: Dropout voltage, adaptive biasing, bulk modulation, telescopic amplifier, voltage regulator

1. Introduction
The system on-chip (SoC) for portable appliances requires a power management unit that supplies power to its
corresponding subsystems. For instance, basic operations of digital systems require different supply voltages as
compared to that of clocking [1]. In addition, their analogue counterparts demand different supply voltages.
These required voltages can be supplied by switching or low-dropout (LDO) regulators. LDO regulators with
small footprint and less noise prevail over their switching counterpart. The typical response time of a LDO
regulator for digital loads is expected to be in the range of 1 µ s with tight boundary requirements on dynamic
and static load/line tolerances and optimum power consumption [2, 3].
There exists a trade-off among multiple critical design parameters of LDO. The realization of LDO striking
a reasonably good balance amongst these parameters simultaneously is a daunting task. They include optimum
frequency compensation meeting stability requirements over the entire range of load currents, less footprint
area, high-current efficiency, low output voltage undershoot/overshoot, and an accurate output voltage. To
support multiple digital loads operated simultaneously and obtain a good throughput, a fast-transient response
is mandatory [4]. A stage with a capacitor multiplier is used to improve the dynamic performance of LDO [5] but
at the cost of increased power consumption. A flipped voltage follower based LDO [6] is used to reduce power
consumption but suffers from low load and line regulation due to inferior dc gain. A fast-transient response is
achieved in [7], but the LDO consumed a large quiescent current of 6 mA for the design, making it unsuitable
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for battery operated applications. The LDO in [8] achieved a better transient response and used an adaptive
frequency compensation technique for compensation but achievement of accurate pole-zero cancellation is not
possible. A class AB push pull error amplifier employed for LDO in [9] enhances slew rate at the gate of
pass transistor and achieves a relatively good transient response. However, the stability at lower load currents
below 50 µ A is not ensured. Regulators proposed in [10, 11] use an adaptive two and three stages based upon
load current demands to regulate the output but it consumes higher quiescent currents and drains the battery,
affecting current efficiency.
The various trade-off parameters such as the relationship between the fixed bias current of error amplifier
and lowest load current, the influence of adaptive bias ratio on transient response, and limitation of improvement
in transient response with use of excess bias current at higher load conditions are discussed in [12]. The role of
bulk modulation in improving the transient response is properly stated in [13]. However, an amplifier is used to
drive the bulk terminal of the pass transistor and carries a large quiescent current and affects current efficiency.
The sluggishness and large variations of output voltage transient response due to the large single pass
transistor used in conventional capacitorless LDO regulators is discussed in [14, 15] and a pass transistor
segmentation based capacitorless LDO proposed offered a better transient response and stability at lower load
currents. However, the settling time and transient response are poor. A slew rate enhanced capacitorless LDO
based on output transient detection is proposed in [16]. However, the large bias current used for the topology
affects the current efficiency. Another capacitorless LDO that employs a capacitive coupling from output to a
biasing circuit is proposed in [17]. However, an extra amplifier inserted in the feedback path occupies excess
area and degrades stability. An auxiliary undershoot reduction circuit operated in the subthreshold is used for
the capacitorless LDO reported in [18]. However, the circuit is complex and the settling time of the undershoot
voltage is large.
In the present paper, the segmentation of pass transistors and their selection for regulation according to
the load improves stability and transient response. The adaptive biasing of error amplifier improves the load
regulation and current efficiency. The pass transistor’s bulk modulation in addition to its gate drive settles the
overshoots sooner. The proposed LDO circuit implementation is introduced in Section 2, followed by a detailed
discussion of each stage in their subsections. The results are reported in section 3. Conclusions regarding the
proposed regulator are stated in section 4.
2. Proposed circuit implementation of LDO
The proposed LDO topology shown in Figure 1 consists of a high gain error amplifier constituting transistors
M d1 -M d6 , buffer transistors M b1 -M b2 , and two segmented pass transistors M P 1 and M P 2 , one supporting
lower currents while the other higher load currents. The output voltage is sampled by resistors R F 1 and R F 2
to provide a level shifted voltage to the noninverting input of the error amplifier whose other input is constant
voltage V ref . A fixed bias current I B of 1 µ A is used at the tail of error amplifier that ensures the stability of
LDO for a lower load current. A compensation capacitor C g is connected between output and node V b through
a common gate transistor M d4 . The bulk modulation of the pass transistor is done through a R 1 C 1 network.
The design intricacies of the LDO are discussed in the following sections.
2.1. Error amplifier configuration
Power efficiency and high accuracy are the required attributes of an error amplifier of the proposed LDO. A
pseudotelescopic amplifier with load transistors (M d5 ,M d6 ) is used that isolates driving transistors (M d1 ,M d2 )
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Figure 1. Circuit diagram implementation of the capacitor less LDO regulator.

from its output node V ab through current buffer transistors (M d3 ,M d4 ). The error amplifier receives inputs
from a feedback network (consisting of resistors R F 1 and R F 2 ) and a reference voltage. The transconductance
of (M d1 , M d2 ) is adjusted dynamically by tail current source as explained in section 2.4. The output resistance
at node V b is Rout = (gmd4 × rd4 × rd2 ) ∥ (rd6 ) and the small signal voltage gain is gmd1 × Rout . The g md4
and g md1 are the transconductance of M d4 , M d1 transistors and r d4 , r d2 ,r d6 are the intrinsic resistances of
M d4 , M d2 , and M d6 transistors, respectively.
2.2. Pass transistor segmentation and control section
In the conventional capacitor less LDO regulator a single large size pass transistor supports both heavy and
lower load currents. The large size of the pass transistor leads to corresponding large gate capacitance affecting
the slew rate and thereby resulting in sluggish transient response. Moreover, the proximity of the output
pole and pass transistor pole degrades the stability especially at lower and light load conditions. The mobile
appliances remain in standby operations for a longer period of time before they wake up for the operation,
and so a single large size pass transistor used for handling both operations slows the response of the error
amplifier and also consumes more power for regulation. Thus, a single error amplifier driving segmented pass
transistors one catering to lower load currents while the other for higher load currents is used. The control section
comprising transistors (M c1 ,M c2 ) is used to switch between the pass transistors adapting to load demands. The
segmentation improves the transient response and balances stability over the entire load current range while
occupying a relatively small footprint area and consuming less power.
2.3. Adaptive bias structure
The bias requirements of the LDO are different for different loads. Higher gain and faster operation are required
at higher load currents as compared to lower loads to improve current efficiency. Accordingly, the bias of the
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ALAPATI and PATRI/Turk J Elec Eng & Comp Sci

error amplifier is made adaptive. A fixed current source is employed to meet the bias requirements at lighter
loads. As the load varies, the corresponding variations are sensed by the current sensing feedback loop formed
by M ab1 -M ab2 -M ab3 and scaled down suitably. This arrangement ensures minimum phase margin at lower load
currents [12] while optimizing bias currents at higher loads.
2.4. Frequency compensation
The proposed LDO architecture strikes better trade-offs among gain, bandwidth, and magnitude of the transient
load ripple. In the conventional on-chip LDO, the pass transistor gate capacitance constitutes the dominant
pole, while the pole corresponding to the output node is nondominant. This composition makes the regulator
unstable at lower loads, while it is unconditionally stable at higher loads. However, due to the pass transistor
segmentation, only the smaller pass transistor is active at lighter loads. This arrangement makes the pole due
to the pass transistor gate nondominant, forcing the pole at the output node to become dominant. As the load
current increases, the poles start moving closer, affecting the stability. This requires one to compensate the
LDO against load variations.
The capacitance C g along with the current buffer transistor M d4 as shown in Figure 2 generates a zero
that compensates the movement of the load pole, making the system stable. This compensation is attributed to
the adaptive biasing applied to the error amplifier that varies the transconductance of transistor M d4 as per load
variations. Further, this arrangement avoids the feed forward signal path and thus gets rid of the right-hand
plane zero. However, the slow response of the adaptive biasing loop may not support the stability over entire
load currents, in particular, during transients from low to high load transitions, which may lead to oscillations.
These oscillations can be reduced by using the bulk modulation mechanism explained in the following section.
2.5. Bulk modulation structure
The architecture proposed attempts to augment stability by exploiting bulk modulation of pass transistor M p2
varying the corresponding threshold voltage as per the load variations. The transconductance variation bulk
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Figure 2. Small signal equivalent diagram of the proposed regulator.
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transconductance is a function of source to bulk voltage Vsb [13]. An undershoot that results due to the load
variation from low to high is coupled by C 1 to the bulk terminal of M p2 as shown in Figure 2. The corresponding
threshold voltage variation leads to the required increment in drain current, thereby reducing undershoots and
also settling faster. The bulk potential is restored to its nominal value (1.8 V) at the end of load transition.
Therefore, the bulk modulation precipitates the movement of the dominant pole towards compensating zero,
thereby improving stability. A similar improvement can be found in the transient response during the converse
load transition. This topology employs bulk modulation of the pass transistor with only two passive elements
R 1 and C 1 without consuming extra quiescent current, thereby conserving the power and reaping more benefits
as compared to [13]. The corresponding transfer function for the proposed architecture is as follows:
X1 × X3
Vout
=
,
VMF 1
1 + X1 × X3 × β + X5 × X3

(1)

where
X1 =

Vab
=
VMF 1

X3 =

X5 =

gMd1
Rb
1+sCb Rb

−

gMp1
2gMd6 rd6

.

Vab
gMd4 sCB
=
.
Vout
gMd4 + sCB

Vout
1
1
gMc2 (rc1 ∥ rc2 )
×
×
= gMp1 +
+ gMc1
Vab
1 + gMc2 (rc1 ∥ rc2 ) 1 + sC(rc1 ∥ rc2 ) rc1
gMp2
rc1 ∥ rc2
gM
×
+ ab1 + (gMc1 + gMab2 ) ×
.
gMab2
1 + sC(rc1 ∥ rc2 ) 1 + R1
β=

RF 2
.
RF 1 + RF 2

(2)

(3)

(4)

(5)

3. Results
The proposed LDO provides a nominal regulated output voltage of 1.6 V for a dropout of 200 mV at 100 mA
load current and is implemented in UMC 0.18 µ m CMOS technology using the cadence design systems spectre
tool. The proposed architecture consumes a quiescent current that varies from 1.5 µ A at no load to 20 µ A at
full load. The frequency response is depicted in Figure 3. It demonstrates the loop system stability of the LDO
for C 1 =1 pF and C out =40 pF. The phase margin is 54.56 o at no load current and 84.96 o at full load current.
The transient response of the proposed LDO is shown in Figure 4, which also includes the corresponding
plot for the conventional on-chip LDO. The impact of pass transistor segmentation and bulk modulation are
shown explicitly.
An undershoot of 722.29 mV with settling time of 1.59 µ s and an overshoot of 200 mV with settling time
of more than 10 µ s is observed for the conventional LDO. Adaptive biasing with pass transistor segmentation
reduces undershoot to 340.84 mV and settling time to 1 µ s. The reduction in overshoot of 88.58 mV can be
observed with corresponding settling time of 4.15 µ s. The inclusion of bulk modulation to the LDO reduces
undershoot to 171.24 mV with settling time of 443.59 ns while restricting the overshoot to 82.92 mV.
The load regulation of the proposed regulator is shown in Figure 5. It is observed that the proposed
regulator exhibits a load regulation of 0.104 mV/mA.
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Figure 4. Transient responses of LDOs.

The ability of the LDO to reject the power supply ripple rejection (PSRR) is demonstrated in Figure 7
by superimposing a 200 mV ripple at 1 MHz on the supply. It can be seen that the LDO offers a power supply
rejection of −43.37 dB at 10 Hz and −32 dB at 1 MHz at a load current of 100 mA.
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The proposed architecture exhibits a current efficiency η of 99.89%, which is evaluated from the following
equation (6):
η=

Vout × Iout
× 100
Vin × (Iout + Iq )

(6)

The quiescent current (IQ) variation of the proposed regulator against load current is shown in Figure
8. The pass transistor M p1 supports lower load currents up to 2.5 mA while the higher range currents are
supported by both M p1 and M p2 .
The layout of the proposed regulator is given in Figure 9. The worst case transient response at different
process corners is reported in Table 1. It is observed from the tabulated values that the variation in undershoot/overshoot along with settling times is meager for the case of corner (tt and ff). However, there is a slight
degradation in performance due to the worst case of slow (lightly doped PMOS and NMOS) corner due to the
drop in the gain of the pass transistor occurring due to lower conductivity of the lightly doped PMOS pass
transistor.
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Table 1. Transient response at various process corners.

Process corners
Typical-Typical
Slow-Slow
Fast-Fast

Undershoot/settling time
171.24 mV/427.375 ns
247.734 mV/997.625 ns
119.215 mV/542.681 ns

Overshoot/settling time
84.196 mV/4.85 µs
119.917 mV/5.743 µs
69.65 mV/3.42 µs

The load regulation performance is provided in Table 2. It is envisaged from the results reported that
variation in load regulation is almost negligible with temperature.
Table 2. Load regulation at different temperatures.

Temperature (0 o C)
−40
27
85

Vout (V)@100 mA
1.60003
1.59993
1.59987

Vout (V)@0 mA
1.60077
1.60113
1.60255

Load Regulation (mV/mA)
0.074
0.012
0.026

A comparison with the latest state of the art LDOs is shown in Table 3.
The architecture proposed in this paper uses a 40 pF output capacitor similar to that of [13, 14] but
consumes a lower quiescent current of 1.5 µ A at no load. It can be observed the proposed architecture
improves the transient response by decreasing undershoot and overshoot voltages. Further, this design shows an
improvement in load transient settling time comparable to the state of the art LDOs illustrated in Table 3. The
lower load regulation of 0.104 mV/mA achieved from the proposed LDO is better than that of its counterparts.
The response time is given by ( TR ) in Eq. (7) and the overall performance of the architecture is given by the
figure of merit (FOM) shown in Eq. (8).
TR =

Cout
,
Imax

F OM =
2392

TR IQ
,
Imax

(7)

(8)
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Table 3. State of the art LDOs comparison.
Reference
Year
Technology
Nominal voltage
Supply voltage
Dropout voltage
Outputcap. (Cout )
Line reg.
Load reg.
Quiescent current(IQ )
Load current(I(max.) )
∆IO,max
Undershoot (∆Vout )
/ Settlingtime
Overshoot/Settlingtime

PSRR
Current eff@100mA
FOM

[16]
2010
0.35 µm
1.2 V
1.4 V
200 mV
100 pF
0.4 mV/mA
43 µA
100 mA
99 mA
70 mV/3 µs
1 µA →100 mA
70 mV/3 µs
100 mA → 0 mA
99.96%
30.40 ns

[17]
2010
0.09 µm
1V
1.2 V
200 mV
50 pF
3.78 mV/V
0.1 mV/mA
8 µA
100 mA
99 mA
62 mV/2 µs
1 µA →100 mA
72 mV/2 µs
100 mA →0 mA
≤ –44 dB
@1 kHz
99.98%
2.48 ns

[18]
2012
0.35 µm
1V
1.2 V
200 mV
100 pF
0.39 mV/V
0.078 mV/mA
28-380 µA
100 mA
100 mA
105 mV/5 µs
0 →100 mA
50 mV/5 µs
100 mA →0 mA
≤ –13.15 dB
@1 MHz
99.98%
29.40 ns

[14]
2016
0.18 µm
1.6 V
1.8 V
200 mV
40 pF
4 mV/mA
4.8 µA
100 mA
100 mA
180 mV/4 µs
0 →100 mA
200 mV/1.5 µs
1 mA →100 uA
99.99%
3.45 ns

This work
2017
0.18 µm
1.6 V
1.8 V
200 mV
40 pF
0.0157 mV/V
0.104 mV/mA
1.5 µA
100 mA
100 mA
171.2 mV/0.4 µs
0 →100 mA
82.92 mV/3.6 µs
100 mA →0 mA
≤ –36.18 dB
@100 kHz
99.89%
0.98 ns

where C out is output capacitor, ∆ V out is undershoot voltage, I max is the maximum load current, and I Q
represents the quiescent current at lower load currents. The improvement in the performance of the LDO is
evident from the lowest figure of merit of 0.98 ns. This paper has presented an ultralow power and fast LDO
regulator with its reduced quiescent current and good transient response. The incorporation of schemes like
adaptive biasing, bulk modulation, and high slew rate control element assists them. The adaptive biasing
extends closed loop bandwidth, bulk modulation instantaneously meets the demands of transient response by
its controls over the pass transistor drive while gate voltage reaches supply voltage, and a control stage improves
the slew rate at the gate of the pass transistor. The frequency compensation sustains stability for a wide range
of load currents. Although the reported LDO has higher quiescent compared to the LDO reported in [14] by a
meager amount, the improved transient response, high current efficiency, and better settling time are benefits
for digital applications that demand quick response in nanoseconds.

4. Conclusions
This paper presents a low power and fast LDO regulator with its reduced quiescent current and improved
transient response. The adaptive biasing with pass transistor segmentation optimizes the quiescent current
requirements in tune with the load variations. This adaptive frequency compensation sustains stability for a
wide range of load currents. This topology restricts the undershoot/overshoot to 171 mV/82 mV for a load
current transition between 0 and 100 mA with load capacitor of 40 pF and by virtue of bulk modulation further
assists in reducing transient voltage ripple and settles the overall response within 443.58 ns. The topology LDO
regulator is designed using 0.18 µ m UMC CMOS process by consuming 1.5 µ A quiescent current at no loads.
The LDO with improved transient response, high current efficiency, and better settling time is comparable to
state of the art LDOs and is suitable for fast changing digital loads.
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